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Dynamic sensor compensation using analogue
adaptive ﬁlter compatible with digital technology
M. Jafaripanah, B.M. Al-Hashimi and N.M. White
Abstract: An analogue adaptive ﬁlter for dynamic response compensation of a load cell sensor is
presented. The ﬁlter employs only transistors and therefore it can be integrated using standard
digital CMOS technology, which is suitable for system-on-chip applications. To perform adaptive
compensation over a wide range of measurand, a novel CMOS multiplier circuit was developed.
The analogue adaptive ﬁlter has been designed and simulated using 0.35mm3 . 3VB S i m 3 v 3C M O S
foundry models and found to achieve effective compensation.
1 Introduction and motivation
Since information processing and control systems cannot
function correctly if they receive inaccurate input data,
compensation of the imperfections of sensors is one of the
most important aspects of sensor research. The inﬂuence of
unwanted signals, non-ideal frequency response, parameter
drift, nonlinearity, and cross-sensitivity are the ﬁve major
defects in primary sensors. In the new generation of sensors,
called intelligent or smart sensors, the inﬂuence of these
imperfections has been reduced dramatically by using signal
processing techniques, which have resulted from advances
in the ﬁeld of digital systems.
Some sensors, such as load cells, have an oscillatory
output, which needs time to settle down. It is therefore
necessary to determine the value of the measurand while
the output is still in oscillation. Load cells are used in a
variety of industrial weighing applications such as vending
machines and checkweighing systems. Since the measurand
contributes to the load cell response characteristics, a
compensation ﬁlter is required to track variation in the
measurand whereas a simple, ﬁxed ﬁlter is only valid at one
speciﬁc load value. A number of methods have been
reported for dynamic sensor compensation. These include
digital adaptive techniques [1], artiﬁcial neural network [2]
and estimation with a recursive least squares procedure [3],
which basically employ digital signal processing (DSP) chips
or microcontrollers to implement the required ﬁltering algo-
rithms. Recently, analogue adaptive techniques [4, 5] have
been used to perform effective sensor response compensa-
tion, with the main beneﬁts being smaller size, lower com-
plexity and lower power consumption compared to digital
techniques. The sensor compensation analogue technique
employs an adaptive biquadratic ﬁlter to track the vari-
ations in the measurand by changing the position of the
ﬁlter zeros. In [5], a discrete adaptive ﬁlter prototype
consisting of operational ampliﬁers, resistors and capacitors
was produced to validate the compensation analogue
technique in practice.
In recent years, the quest for smaller and cheaper
electronic systems has led manufactures to integrate
systems onto a single chip (system-on-chip, SoC). In the
sensor research community, efforts have focused on making
silicon-based sensors and circuit designers investigate
techniques to develop CMOS compatible analogue electro-
nic circuits [6–10] since this is the dominant processing
technology used for integrated circuits and systems. Despite
the effectiveness of the operational ampliﬁer based com-
pensation ﬁlter reported in [5], the ﬁlter is not compatible
with digital CMOS technology since it contains resistors
and capacitors. This limits its applications in SoCs, and
therefore, the motivation of this research is to develop and
implement an analogue ﬁlter for sensor compensation,
which is compatible with CMOS technology. This means
that the ﬁlter should not require ﬂoating capacitors or
operational ampliﬁers. It should be noted that traditionally
the switched-capacitor technique has been employed exten-
sively to integrate the analogue portion of mixed-signal
chips. However, switched capacitors are also not fully
compatible with the digital CMOS process and as techno-
logy advances further, the drawbacks of switched capacitors
are becoming more signiﬁcant [11]. The switched-capacitor
techniques require high quality capacitors usually imple-
mented using two layers of polysilicon. The second poly-
silicon layer used by the switched capacitor is not required
in wholly digital circuits and often it is not available,
particularly in deep submicron technology used to fabricate
SoCs.
This paper shows that it is possible to design and
implement an analogue adaptive ﬁlter capable of correcting
effectively the sensor response without the use of opera-
tional ampliﬁers and ﬂoating capacitors. The proposed ﬁlter
consists entirely of transistors and therefore it is suitable
for integration using standard digital CMOS process
(single polysilicon). The ﬁlteri sd e s i g n e du s i n gs w i t c h e d -
current (SI) techniques, which exploit the ability of a MOS
transistor to maintain its drain current, when its gate is
open-circuited, through the charge stored on the parasitic
gate oxide capacitance, and without the explicit need for
designed capacitors. SI techniques are increasingly being
applied to sensor applications [6, 10, 12]. The application of
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in the literature, and is therefore the main aim of this paper.
The following contributions are made:
  All previously reported applications of SI to sensors do
not require adaptive operation, unlike the load cell, which
requires adaptive processing to track variation of the
measurand. For example, the magnetic sensor reported in
[10] employs a ﬁlter with ﬁxed characteristics.
  A novel CMOS multiplier is proposed, which is needed
to perform adaptive compensation for different measur-
and values of the sensor.
  Transistor level of the adaptive compensation ﬁlter is
designed and simulated using 0.35mm 3.3V BSim3v3
CMOS foundry models.
2 Sensor response correction
The general principle of sensor response correction, in order
to eliminate oscillatory sensor output, involves cascading a
ﬁlter, having the reciprocal characteristic of the sensor, with
it (Fig. 1). Therefore, the transfer function of the whole
system is ‘unity’, which means that any changes in the input
transfer to the output without distortion.
It has been shown that the load cell can be modelled as a
2nd order system [1]
GðsÞ¼
XðsÞ
FðsÞ
¼
1
m þ m0
s2 þ
c
m þ m0
s þ
k
m þ m0
¼
A
s2 þ
o0
Q
s þ o2
0 ð1Þ
where m is the mass being weighed, m0 is the effective mass
of the sensor, c is the damping factor, k is the spring
constant, and F(t) is the force function. Equation (1) shows
that m affects all characteristics of the sensor such as gain
factor, A, quality factor, Q, and natural frequency, o0.
Equation (1) yields a pair of complex conjugate poles
a7jb where
a ¼ 
c
2ðm þ m0Þ
ð2Þ
and
b ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
k
ðm þ m0Þ
 
c2
4ðm þ m0Þ
2
s
ð3Þ
Thus the zeros of the adaptive ﬁlter, which are the poles of
the sensor, can be found. The parameter m is unknown in
the ﬁrst instance when a new measurement begins. There-
fore the parameters of the adaptive ﬁlter cannot be set
to appropriate values in order that the ﬁlter behaves as
an inverse system. Hence, an adaptive rule is required
to modify the parameters of the adaptive ﬁlter according to
the value of measurand, m. Usually, in classic adaptive
techniques, an adaptive algorithm, such as least mean
squares (LMS) method, updates the parameters of the
adaptive ﬁlter to minimise a cost function. However,
(1) shows that, for a load cell, the suitable ﬁlter has a
pair of conjugate zeros, z1;2 ¼ a   jb,w h e r ea and b can
be considered as the parameters of adaptive ﬁlter and the
relationship between them and the load is expressed in
(2) and (3). The adaptive compensation operation is
s h o w ni nF i g .2 .
Initially the zeros of the ﬁlter are set to arbitrary values.
Then the output y is calculated. This new value of y is used
to calculate the zeros of the ﬁlter once again. Repeating
these steps results in a rapid approach to obtain the
steady state value of y. So far the zeros of the 2nd order
compensation ﬁlter have been examined. In order that the
analogue ﬁlter can be realised, it is necessary to add at least
two poles to the ﬁlter. The values of these poles can be
determined practically. These poles are selected as shown in
[5] so that the output of the ﬁlter quickly reaches its steady-
state value with minimum oscillation. The transfer function
of the compensation ﬁlter is
HðsÞ¼
ðm þ m0Þ s2 þ c   s þ k
10 5 s2 þ 0:06s þ 1
ð4Þ
The transfer functions of the load cell, (1), and its
compensation ﬁlter, (4), are biquadratic functions. The
problem is how to make a biquad adaptive and from a
design simplicity point of view, it is necessary to have only
one ﬁlter component to track changes in m without any
inﬂuence on the other characteristics of the load cell such as
c and k. How to achieve this with CMOS transistor-alone
circuits is discussed in Section 4 after an introdction to
switched-current design, which is given next.
3 Switched-current design principles
The basic element in switched-current (SI) design is a
memory cell shown in Fig. 3a. The SI technique exploits the
parasitic capacitance, Cgs, at the gate of a MOS transistor to
maintain its drain current [13]. The current memory cell of
Fig. 3a has one transistor M1 and three switches, which are
driven by the clock waveforms shown in Fig. 3b and
operates as follows. On phase f1, the input current adds to
the bias current J and the current J+iin ﬂows initially into
F
F
X
t
t t
Y
y
output input
X
sensor filter
P(s)=G(s).H(s)=1
G(s) G(s)
H(s)=
1
Fig. 1 Principle of load cell response correction
load cell H(a±jb)
xy
adaptive filter
a=p1(y)
b=p2(y)
F
Fig. 2 Block diagram of adaptive load cell response correction
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the gate source voltage rises and when it exceeds the
threshold voltage, M1 conducts. Eventually the whole of the
current J+iin ﬂows in the drain of M1. During the second
phase, f2, the gate of M1 is disconnected from the drain so
the gate voltage is held on Cgs and the input switch is now
opened. This forces an output current io¼ iin to ﬂow
throughout this phase. The output current is therefore a
memory of the input current.
Figure 4a shows a delay cell, created by cascading two
memory cells. It should be noted that the output current io1
is not available through the ﬁrst phase, f1,a n dw h e nt h e
output current is required throughout the entire clock
period then another transistor, M3, and its associated bias
current should be added. To achieve a scaled output
current, i.e. io2[n]¼aiin[n 1], the aspect ratio of M3 is a
times that of M2. This is shown in Fig. 4 by putting ‘1’,
‘1’ and ‘a’ under transistors M1, M2 and M3, respectively,
which means that ½W
L M2 ¼½ W
L M1 and ½W
L M3 ¼ a  ½ W
L M2,
where W and L are the width and length of the MOS
transistors. A switched-current integrator can be obtained
by feeding back the output current of the delay cell, io1,t o
the input summing node. This results in two parallel
switches, one operating with f1 and another with f2,w h i c h
is equivalent to a short circuit and two parallel bias currents
that can be added together. The resulting integrator is
s h o w ni nF i g .4 b, which can be used as a building block to
construct other ﬁlter functions [14].
4 Adaptive compensation ﬁlter
To simplify the implementation of the compensation ﬁlter,
we have chosen the integrator-based biquad circuit shown
in Fig. 5. With this choice, as shown later in this Section, it
is possible to track variation in the load cell measurand by
controlling a single ﬁlter parameter. This biquad consists of
two integrators and two feedback loops (a2Io and a4Io)a n d
appropriate signal summations. The s-domain transfer
function of the biquad circuit is
HðsÞ¼
4a6 þ 2a5   a1a3
D
  
s2 þ
4a5
T:D
  
s þ
4a1a3
T 2:D
  
s2 þ
4a4
T:D
  
s þ
4a2a3
T 2:D
   ð5Þ
where D¼2a4 a2a3+4, T is the clock period and each ai is
the ratio of two currents in the ﬁlter circuit. Comparing (5),
with the compensation ﬁlter transfer function, (4), gives
4a6 þ 2a5   a1a3
D
¼ 105ðm þ m0Þð 6Þ
4a5
T:D
¼ 105c ð7Þ
4a1a3
T 2:D
¼ 105k ð8Þ
4a4
T:D
¼ 600 ð9Þ
4a2a3
T 2:D
¼ 105 ð10Þ
Equation (6) shows that it is possible to have an adaptive
ﬁlter, which is capable of tracking variations in m,b y
controlling only one ﬁlter parameter (a6) without any
inﬂuence on the other characteristics of the ﬁlter. Examining
Fig. 5 shows that a6 is a coefﬁcient for the ﬁlter input
current (Ia6 ¼ a6Iin) and in the adaptive case it should be
Ia6 ¼ a6ðmÞIin. In our current-mode ﬁlter, the output
current, Io, displays the load cell measurand, m,t h e r e f o r e
having a6 proportional to m is equivalent to control the
ﬁlter input current by a variable gain proportional to the
ﬁlter output current. This means that a current multiplier is
needed to make an adaptive compensation ﬁlter. This is
clariﬁed schematically in Fig. 6.
The design procedure of the compensation ﬁlter involves
determining the parameters (a1 a6) of a ﬁxed ﬁlter and then
using a current multiplier block (Fig. 6) to make it adaptive.
J
iin
Cgs
io
φ1
φ1 φ1
φ2
φ2
M1
ab
Fig. 3 Current memory cell and clock waveforms
a Memory cell
b Waveforms
JJ 2J αJ
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αJ
io
iin iin io2
io1
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φ2
φ2 φ2 φ2
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11 :: α 11 ::
Fig. 4 Delay cell and Integrator
a Delay cell
b Integrator
11 11 1 :: :: : : α3
α3J α2J
J 2J 2J α4J
α5Iin
α2Io
α4Io
Io
Iin
α4 α2
Iα6=α6Iin
φ2
φ2
φ2
φ1
φ1
φ1 φ1
Fig. 5 Integrator-based biquadratic ﬁlter [14]
adaptive compensation filter
compensation filter
sensor output
current
multiplier
compensation filter output
Io (proportional to m)
Iα6 =α6(m)Iin
Iin
Iin
Io
Fig. 6 Adaptive compensation ﬁlter block diagram
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damping factor c, spring constant k, and the effective mass
of the load cell m0, are 3.5, 2700Pa, and 0.1kg, respectively.
In addition, as a starting point, m is considered to be 1kg,
which is an arbitrary choice. The parameters of the compen-
sation ﬁlter can be calculated using (6)–(10). As outlined
earlier, the ﬁlter parameters, ai,a r ei m p l e m e n t e db yW
L of the
transistors in the current mirrors. The clock period,
T, affects the spread of the transistor sizes for the ﬁlter.
For different clock periods, considering (4) as the transfer
function of the compensation ﬁlter results in wide ranges for
ai, which seems impractical. In order to achieve reasonable
W
L for the transistors in the ﬁlter design, the positions of ﬁlter
poles in (4) are changed and scaled in magnitude. Note that
the ﬁlter poles do not have a signiﬁcant effect on the
compensation (refer to Section 2). Therefore, the modiﬁed
transfer function for the compensation ﬁlter is
HðsÞ¼
1
2700
 
ðm þ m0Þ s2 þ c   s þ k
ð4   10 4Þs2 þ 0:035s þ 1
ð11Þ
With this transfer function, choosing T¼10
 2sp r o v i d e s
parameter spread of 25:1, while for T¼10
 5si ti s
3000000:1, which is clearly impractical. It is worth noting
that the load cell output is oscillatory with low frequency
(less than 30Hz), therefore T¼10
 2s is a reasonable
choice. Using the values in the modiﬁed transfer function,
(11), in (6)–(10) gives the parameters of the compensation
ﬁlter shown in Table 1.
Load cell response correction for different values of the
measurand, m, requires changing the compensation ﬁlter
zero positions. As discussed earlier in this Section, this can
be achieved simply by varying the value of the parameter a6
of the ﬁlter. To ﬁnd how a6 is related to m, using (6)–(10),
the parameters of the ﬁlter are calculated for different values
of m from 0.1kg to 1kg. It is seen that the parameters a1 to
a5 have the same values as in Table 1, but the value of a6
differs for each m,a ss h o w ni nT a b l e2 .
It is possible to express the table values as a linear
relationship between a6 and m
a6 ¼ 1:4816m þ 0:074 ð12Þ
To ensure the correct operation of the transistors in the
ﬁlter circuit, it is assumed that a load cell measurand of
m¼1kg corresponds to 10mA output current. Therefore,
w i t hr e f e r e n c et oF i g .6a n du s i n g( 1 2 ) ,t oh a v ea na d a p t i v e
compensation ﬁlter, a current multiplier block with the
following relationship between its input and output is
required
Ia6 ¼ a6   Iin ¼ð 0:14816Io þ 0:074Þ Iin ð13Þ
where Iin is input to the ﬁlter (output of the sensor), Ia0 is
output of the ﬁlter and Ia6 is the current required for the
second integrator in the ﬁlter (Fig. 5). The implementation
of (13) with CMOS transistors is discussed next.
4.1 Proposed current multiplier for
adaptive compensation
One approach to achieve multiplication of two signals x
and y is accomplished by evaluating their quadratic
terms: ðx þ yÞ
2  ð x   yÞ
2 ¼ 4xy. With this base, in [15]
a CMOS current gain cell is proposed. The principle of
operation of this current gain cell is shown in Fig. 7. It
consists of a summer and subtractor (S & S), a linear
current to voltage convertor, and two matched MOS tran-
sistors M1 and M2,w h i c ha r ea s s u m e dt ob ei ns a t u r a t i o n
region and each performs voltage-to-current conversion
with a squaring characteristic. I1 is the input current to be
ampliﬁed and Ic is a current for the gain control. These two
currents are applied to the input nodes of S & S. After i ! v
conversion, both voltages, R(Ic+I1)a n dR(Ic I1)a r e
applied to M1 and M2, respectively (R is the conversion
factor). Applying a square-law characteristic to M1 and M2
yields
Iom ¼ IL IR ¼
b
2
RðIc þ I1Þ VT ½ 
2 
b
2
RðIc I1Þ VT ½ 
2
¼2bRðIcR VTÞI1 ð14Þ
where Iom is the output of the current gain cell and
b¼mCoxW/L, m is the mobility of carriers, Cox is the gate
capacitance per unit area, VT is the threshold voltage, and
W and L are the channel width and length of the devices,
respectively.
To evaluate this current gain cell, transistor level
simulation was performed using Cadence with 0.35mm
3.3V BSim3v3 CMOS foundry models. The following
linear relationship of the cell input-output was obtained
empirically
Iom ¼ 0:087ðI1 þ 33ÞðIc þ 0:263Þ
for: 8oI1o55mAa n d0 :2oIco8mA ð15Þ
Out of the above ranges for I1 and Ic, there is a nonlinear
input-output relationship because some of the transistors in
the S & S are leaving their saturation region. Whereas, for
Table 1: Compensation ﬁlter parameters, T¼10
 2s
a1 a2 a3 a4 a5 a6
1 1 0.4 1.4 0.0519 1.556
Table 2: Filter parameter a6 for different values of measurand
m ( k g ) 0 . 10 . 20 . 30 . 40 . 50 . 60 . 70 . 80 . 91
a6 0.222 0.37 0.519 0.667 0.815 0.916 1.111 1.259 1.407 1.556
IL
Ic
Ic + I1
Ic − I1
i
M1 M2
IR
I1
S & S v
R(Ic + I1) R(Ic − I1)
Fig. 7 Current gain cell [15]
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the following features is needed:
1. Input-output relationship of (13)
2. If we consider that the compensation ﬁlter operates for
0omo1kg, then the range of multiplier input currents
should be 0oIino20 mAa n d0 oIoo10mA. It should be
noted that 10mA current corresponds to m¼1kg and
since the load cell output (Iin) is oscillatory, with the
steady-state value of 10mA, its peak could be as much as
20mA.
To achieve these two features, the block diagram depicted
in Fig. 8 is proposed, which contains current mirrors (b1, bc
and bo), constant current sources (I01, I0c and I0o)a n da
dependent current source (b11Iin). The aim of b1 and
constant current sources I01 and I0c a r et ob r i n gt h er a n g eo f
the multiplier input currents to the operating range of the
current gain cell. The following equations can be obtained
from Fig. 8
I1 ¼ b1Iin þ I01 ð16Þ
Ic ¼ bcIo þ I0c ð17Þ
Ia6 ¼ boIom   I0o   b11Io ð18Þ
Combining (16), (17), (18) and (15) yeilds
Ia6 ¼ 0:087bob1bcIoIin
þ 0:087bob1ðI0c þ 0:263ÞIin
þ 0:087bobcðI01 þ 33Þ b11 ½  I0
þ 0:087boðI01 þ 33ÞðI0c þ 0:263Þ I0o ð19Þ
Equation (19) should be made equivalent to (13),
which gives the appropriate values for bc, b0, b11 and I0o.
This is achieved by making the coefﬁcients of IoIin and Iin
in (19) equal to the coefﬁcients of IoIin and Iin in (13),
respectively and making the third and fourth terms of
(19) equal to zero, because there is no constant term and
a term proportional to Io in (13). The CMOS realisation
of the block diagram of Fig. 8 is shown in Fig. 9. The
size of squaring characteristic transistors, M1 and M2
are equal and it is W
L ¼
100 mm
10 mm and W
L of transistors in i ! v
convertors are
3mm
10 mm. The other part of the circuit, inclu-
ding S & S, are composed of current mirrors. The structure
of the current mirrors and the size of their transistors
are designed such that to be compatible with the the
compensation ﬁlter, which is explained in the next
Section. With this circuit, it is possible to realise (13) for
0oIino20mAa n d0oIoo10mA.
4.2 CMOS adaptive compensation ﬁlter
The biquadratic ﬁlter of Fig. 5 contains bias current sources
a n ds w i t c hs y m b o l s ,w h i c hn e e dt ob er e p l a c e db yt r a n s i s t o r
designs to allow CMOS implementation of the circuit.
Furthermore, the biquad has memory cells and current
mirrors as outlined in Section 3. Current mirrors and
memory cells affect the performance of switched-current
circuits and numerous designs have been proposed to have
improved cells [14]. In this work, to improve transmission
errors, owing to the ﬁnite input conductance and nonzero
output conductance of transistors, high compliance cascode
memory cell and current mirror have been used. The bias
currents for the memory cells and NMOS mirrors are
chosen to be J¼100mA, which are provided by PMOS
compensation
filter output
sensor
output
current gain
cell (refer to fig.6)
Iin
Io
Ic
bc
b1
b11Io
bo
I0o
Iα6
I
om
I0c
I01
I1
Fig. 8 Proposed multiplier block diagram to achieve adaptive
compensation
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Fig. 9 Transistor-level realisation of the multiplier block of Fig. 8
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and VbiasCN) can be produced by a separate bias generation
circuit once and distributed to all the current mirrors in the
design [16]. Different bias currents in all the current mirrors
can be altered easily by scaling all transistor widths. In
addition, the circuit needs to be preceded by a sample-and-
hold with multiple scaled output currents, which provide the
parameters a1, a5 and the input of the current multiplier. All
the ﬁlter switches are implemented by NMOS transistors.
The complete adaptive compensation ﬁlter is shown in
Fig. 10, in which the box marked ‘X’ denotes the proposed
multiplier circuit of Fig. 9 needed to achieve adaptive
operation. As it can been seen, the adaptive compensation
ﬁlter consists entirely of transistors without using capacitors
and resistors, which retains the important advantage of
being compatible with digital CMOS process.
The combination of relatively large size memory
transistor and minimum geometry switch transistor is
chosen primarily to keep the effect of charge injection
errors at a reasonable level. However, the use of a
reasonably large memory transistor also has other perfor-
mance beneﬁts, such as lower output conductance, better
matching and improved current mirror resolution, which
need to be balance against the speed advantage of small
devices. Hence, the aspect ratio of the memory transistors is
considered to be W
L ¼
30 mm
3mm and for the NMOS W
L ¼
2mm
0:35 mm.
5T e s t a n d r e s u l t s
To test the compensation ﬁlter, the output signal of the load
cell is needed. In [4], we developed computer models for the
load cell and the adaptive compensation ﬁlter and they have
been implemented in PSpice, and also validated by practical
discrete circuit [5]. However, for CMOS transistor level
simulation with Cadence, a VerilogA behavioural modelling
facility has been used, which can produce load cell
oscillatory current. A step excitation current is applied to
the load cell model (Fig. 11) whose output has been applied
to the compensation ﬁlter and according to the amplitude of
excitation current, the value of the (m+m0)h a sb e e n
changed in the VerilogA model.
The circuit in Fig. 10, including the multiplier circuit of
Fig. 9, was simulated using Cadence with 0.35mm3 . 3 V
BSim3v3 CMOS foundry models. Figure 12 shows the
load cell output and the compensation ﬁlter output for
m¼0.1kg, which corresponds to 1mA excitation current.
To illustrate the capability of the ﬁlter in tracking changes
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Fig. 10 Adaptive compensation ﬁlter containing only CMOS transistors
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Fig. 13 Input and output of the adaptive compensation ﬁlter for
m¼0.3kg
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m¼0.5kg corresponding to 3mAa n d5 mA excitation
current, respectively. Clearly these results show that fully
CMOS adaptive compensation ﬁlter can be used to correct
the oscillatory output of the load cell. To indicate the
effectiveness of using an adaptive ﬁlter, a ﬁxed ﬁlter was
also used for compensation. When the excitation current is
5mA, a ﬁxed ﬁlter suitable for m¼0.1kg have been used
and the input and output of the ﬁlter are depicted in Fig. 15,
which shows that the ﬁxed ﬁlter is unable to perform the
sensor response correction.
6 Concluding remarks
This paper has shown that it is possible to perform effective
response compensation of dynamic sensors using switched-
current techniques. The proposed analogue adaptive ﬁlter
employs only transistors without using passive elements and
therefore compatible with digital CMOS processing, which
makes it suitable for system-on-chip applications. This has
been demonstrated with a reference to a load cell sensor. It
has been shown that the integrator-based biquadratic ﬁlter
provides an accurate and ﬂexible compensation ﬁlter model,
since it needs only one ﬁlter parameter to track variations in
the load cell measurand. Adaptive response correction is
achieved by developing a new CMOS current multiplier
circuit. Transistor-level simulations of the adaptive com-
pensation ﬁlter, with realistic Spice transistor models,
conﬁrm the effectiveness of the proposed technique.
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